Xilinx Hiring Synthesis Software Validation Engineer (BE/B.Tech/BS Graduates) – Across India

Xilinx Hiring Synthesis Software Validation Engineer (BE/B.Tech/BS Graduates) – Across India

The candidate should beBE/B.Tech/BS in EE from any recognized 

university with 0-2 years of experience.

The candidate should be Self driven, motivated, results 

oriented individual with superior academic achievements.

Should have excellent communication skill for working 

remotely with global team.

The candidates having experience with FPGA synthesis, 

architecture is desirable.

Should be Familiar with debugging at RTL/netlist level using simulation and/or equivalence checking.

Should be Familiar with scripting languages such as 

Perl or Tcl.

LOCATION : Across India

EXPERIENCE : 0 – 2 years

QUALIFICATION : BE/B.Tech/BS/Equivalent

https://xapps9.xilinx.com/OA_HTML/OA.jsp?page=/oracle/apps/irc/candidateSelfService/webui/VisVacDispPG&OAHP=IRC_EXT_SITE_VISITOR_APPL&OASF=IRC_VIS_VAC_DISPLAY&akRegionApplicationId=821&transactionid=1118728152&retainAM=N&addBreadCrumb=RP&p_svid=92921&p_spid=4464041  - link to see Job details 

Job: IRC92921

Description

Job Title Synthesis software validation engineer Location India Organization Name XHD SVA (Software Verification and Apps) Detailed Description Will be responsible for testing and verifying complete Xilinx product offering from a system perspective with focus on synthesis Contribute technical expertise towards building a world class team focused on synthesis analysis and optimization Develop Test plans and Test suites focused on ensuring Xilinx products quality with focus on synthesis. Work closely with your manager and cross site team(s) to understand the requirements and deliverables Responsible for test execution, debugging and results analysis, reporting failures, problem recreation and verification of the fixes Job Requirements Self driven, motivated, results oriented individual with superior academic achievements Excellent communication skill for working remotely with global team BS in EE or equivalent with 0-2 years of experience Prior experience with FPGA synthesis, architecture preferred Familiarity with debugging at RTL/netlist level using simulation and/or equivalence checking Familiarity with a scripting language such as Perl or Tcl Additional Details Applicants are treated throughout the employment process without regard to race, color, religion, national origin, citizenship, age, sex, marital status, ancestry, physical or mental disability, veteran status or sexual orientation. The information requested here is not gathered for employment decisions. It is used only for compliance with Federal laws. Your responses are strictly voluntary, and any information provided will remain confidential. If you choose not to "self-identify", you will not be subject to any adverse treatment. Currency INR * Vacancy Type Employee

Documents

Title Type Description Category Last Updated By Last Updated Usage Update Delete No results found.